mirror of
https://github.com/LibreELEC/LibreELEC.tv.git
synced 2025-07-24 11:16:51 +00:00
projects/imx6/patches/linux: update tbs matrix device tree, append kernel config cmdline
This commit is contained in:
parent
adfcd74f37
commit
0fca33726d
26
projects/imx6/patches/linux/linux-007-config_cmdline.patch
Normal file
26
projects/imx6/patches/linux/linux-007-config_cmdline.patch
Normal file
@ -0,0 +1,26 @@
|
||||
diff -urN a/drivers/of/fdt.c b/drivers/of/fdt.c
|
||||
--- a/drivers/of/fdt.c 2014-09-25 08:33:34.727318450 +0200
|
||||
+++ b/drivers/of/fdt.c 2014-09-25 08:46:52.192711249 +0200
|
||||
@@ -822,12 +822,21 @@
|
||||
* CONFIG_CMDLINE is meant to be a default in case nothing else
|
||||
* managed to set the command line, unless CONFIG_CMDLINE_FORCE
|
||||
* is set in which case we override whatever was found earlier.
|
||||
+ *
|
||||
+ * But we do append CONFIG_CMDLINE to bootloader arguments.
|
||||
*/
|
||||
#ifdef CONFIG_CMDLINE
|
||||
#ifndef CONFIG_CMDLINE_FORCE
|
||||
if (!((char *)data)[0])
|
||||
-#endif
|
||||
strlcpy(data, CONFIG_CMDLINE, COMMAND_LINE_SIZE);
|
||||
+ else {
|
||||
+ /* append CONFIG_CMDLINE to bootloader arguments */
|
||||
+ strlcat(data, " ", COMMAND_LINE_SIZE);
|
||||
+ strlcat(data, CONFIG_CMDLINE, COMMAND_LINE_SIZE);
|
||||
+ }
|
||||
+#else
|
||||
+ strlcpy(data, CONFIG_CMDLINE, COMMAND_LINE_SIZE);
|
||||
+#endif /* CONFIG_CMDLINE_FORCE */
|
||||
#endif /* CONFIG_CMDLINE */
|
||||
|
||||
pr_debug("Command line is: %s\n", (char*)data);
|
@ -0,0 +1,850 @@
|
||||
From 260d0a77f9848d2495c3f5031f734dbedac244c6 Mon Sep 17 00:00:00 2001
|
||||
From: vpeter4 <peter.vicman@gmail.com>
|
||||
Date: Sun, 5 Oct 2014 14:22:53 +0200
|
||||
Subject: [PATCH] tbs2910_device_tree_from_imx6q-sabresd
|
||||
|
||||
copied from imx6q-sabresd.dts and imx6qdl-sabresd.dtsi
|
||||
---
|
||||
arch/arm/boot/dts/Makefile | 1 +
|
||||
arch/arm/boot/dts/imx6q-tbs2910.dts | 41 ++
|
||||
arch/arm/boot/dts/imx6qdl-tbs2910.dtsi | 768 +++++++++++++++++++++++++++++++++
|
||||
3 files changed, 810 insertions(+)
|
||||
create mode 100644 arch/arm/boot/dts/imx6q-tbs2910.dts
|
||||
create mode 100644 arch/arm/boot/dts/imx6qdl-tbs2910.dtsi
|
||||
|
||||
diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
|
||||
index f363929..49004c4 100644
|
||||
--- a/arch/arm/boot/dts/Makefile
|
||||
+++ b/arch/arm/boot/dts/Makefile
|
||||
@@ -185,6 +185,7 @@ dtb-$(CONFIG_ARCH_MXC) += \
|
||||
imx6q-sabrelite.dtb \
|
||||
imx6q-sabresd.dtb \
|
||||
imx6q-sabresd-hdcp.dtb \
|
||||
+ imx6q-tbs2910.dtb \
|
||||
imx6q-sbc6x.dtb \
|
||||
imx6q-udoo.dtb \
|
||||
imx6q-wandboard.dtb \
|
||||
diff --git a/arch/arm/boot/dts/imx6q-tbs2910.dts b/arch/arm/boot/dts/imx6q-tbs2910.dts
|
||||
new file mode 100644
|
||||
index 0000000..0374484
|
||||
--- /dev/null
|
||||
+++ b/arch/arm/boot/dts/imx6q-tbs2910.dts
|
||||
@@ -0,0 +1,41 @@
|
||||
+/*
|
||||
+ * Copyright 2012 Freescale Semiconductor, Inc.
|
||||
+ * Copyright 2011 Linaro Ltd.
|
||||
+ *
|
||||
+ * The code contained herein is licensed under the GNU General Public
|
||||
+ * License. You may obtain a copy of the GNU General Public License
|
||||
+ * Version 2 or later at the following locations:
|
||||
+ *
|
||||
+ * http://www.opensource.org/licenses/gpl-license.html
|
||||
+ * http://www.gnu.org/copyleft/gpl.html
|
||||
+ */
|
||||
+
|
||||
+/dts-v1/;
|
||||
+
|
||||
+#include "imx6q.dtsi"
|
||||
+#include "imx6qdl-tbs2910.dtsi"
|
||||
+
|
||||
+/ {
|
||||
+ model = "TBS Matrix";
|
||||
+ compatible = "fsl,imx6q-sabresd", "fsl,imx6q";
|
||||
+};
|
||||
+
|
||||
+&sata {
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&mxcfb1 {
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&mxcfb2 {
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&mxcfb3 {
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&mxcfb4 {
|
||||
+ status = "okay";
|
||||
+};
|
||||
diff --git a/arch/arm/boot/dts/imx6qdl-tbs2910.dtsi b/arch/arm/boot/dts/imx6qdl-tbs2910.dtsi
|
||||
new file mode 100644
|
||||
index 0000000..f351c21
|
||||
--- /dev/null
|
||||
+++ b/arch/arm/boot/dts/imx6qdl-tbs2910.dtsi
|
||||
@@ -0,0 +1,768 @@
|
||||
+/*
|
||||
+ * Copyright 2012 Freescale Semiconductor, Inc.
|
||||
+ * Copyright 2011 Linaro Ltd.
|
||||
+ *
|
||||
+ * The code contained herein is licensed under the GNU General Public
|
||||
+ * License. You may obtain a copy of the GNU General Public License
|
||||
+ * Version 2 or later at the following locations:
|
||||
+ *
|
||||
+ * http://www.opensource.org/licenses/gpl-license.html
|
||||
+ * http://www.gnu.org/copyleft/gpl.html
|
||||
+ */
|
||||
+
|
||||
+#include <dt-bindings/gpio/gpio.h>
|
||||
+#include <dt-bindings/input/input.h>
|
||||
+
|
||||
+/ {
|
||||
+ aliases {
|
||||
+ mxcfb0 = &mxcfb1;
|
||||
+ mxcfb1 = &mxcfb2;
|
||||
+ mxcfb2 = &mxcfb3;
|
||||
+ mxcfb3 = &mxcfb4;
|
||||
+ };
|
||||
+
|
||||
+ chosen {
|
||||
+ stdout-path = &uart1;
|
||||
+ };
|
||||
+
|
||||
+ memory {
|
||||
+ reg = <0x10000000 0x40000000>;
|
||||
+ };
|
||||
+
|
||||
+ regulators {
|
||||
+ compatible = "simple-bus";
|
||||
+ #address-cells = <1>;
|
||||
+ #size-cells = <0>;
|
||||
+
|
||||
+ reg_usb_otg_vbus: regulator@0 {
|
||||
+ compatible = "regulator-fixed";
|
||||
+ reg = <0>;
|
||||
+ regulator-name = "usb_otg_vbus";
|
||||
+ regulator-min-microvolt = <5000000>;
|
||||
+ regulator-max-microvolt = <5000000>;
|
||||
+ gpio = <&gpio3 22 0>;
|
||||
+ enable-active-high;
|
||||
+ };
|
||||
+
|
||||
+ reg_usb_h1_vbus: regulator@1 {
|
||||
+ compatible = "regulator-fixed";
|
||||
+ reg = <1>;
|
||||
+ regulator-name = "usb_h1_vbus";
|
||||
+ regulator-min-microvolt = <5000000>;
|
||||
+ regulator-max-microvolt = <5000000>;
|
||||
+ gpio = <&gpio1 29 0>;
|
||||
+ enable-active-high;
|
||||
+ };
|
||||
+
|
||||
+ reg_audio: regulator@2 {
|
||||
+ compatible = "regulator-fixed";
|
||||
+ reg = <2>;
|
||||
+ regulator-name = "wm8962-supply";
|
||||
+ gpio = <&gpio4 10 0>;
|
||||
+ enable-active-high;
|
||||
+ };
|
||||
+
|
||||
+ reg_mipi_dsi_pwr_on: mipi_dsi_pwr_on {
|
||||
+ compatible = "regulator-fixed";
|
||||
+ regulator-name = "mipi_dsi_pwr_on";
|
||||
+ gpio = <&gpio6 14 0>;
|
||||
+ enable-active-high;
|
||||
+ };
|
||||
+ };
|
||||
+
|
||||
+ gpio-keys {
|
||||
+ compatible = "gpio-keys";
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_gpio_keys>;
|
||||
+
|
||||
+ power {
|
||||
+ label = "Power Button";
|
||||
+ gpios = <&gpio3 29 GPIO_ACTIVE_LOW>;
|
||||
+ gpio-key,wakeup;
|
||||
+ linux,code = <KEY_POWER>;
|
||||
+ };
|
||||
+
|
||||
+ volume-up {
|
||||
+ label = "Volume Up";
|
||||
+ gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
|
||||
+ gpio-key,wakeup;
|
||||
+ linux,code = <KEY_VOLUMEUP>;
|
||||
+ };
|
||||
+
|
||||
+ volume-down {
|
||||
+ label = "Volume Down";
|
||||
+ gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
|
||||
+ gpio-key,wakeup;
|
||||
+ linux,code = <KEY_VOLUMEDOWN>;
|
||||
+ };
|
||||
+ };
|
||||
+
|
||||
+ sound {
|
||||
+ compatible = "fsl,imx6q-sabresd-wm8962",
|
||||
+ "fsl,imx-audio-wm8962";
|
||||
+ model = "wm8962-audio";
|
||||
+ ssi-controller = <&ssi2>;
|
||||
+ audio-codec = <&codec>;
|
||||
+ audio-routing =
|
||||
+ "Headphone Jack", "HPOUTL",
|
||||
+ "Headphone Jack", "HPOUTR",
|
||||
+ "Ext Spk", "SPKOUTL",
|
||||
+ "Ext Spk", "SPKOUTR",
|
||||
+ "MICBIAS", "AMIC",
|
||||
+ "IN3R", "MICBIAS",
|
||||
+ "DMIC", "MICBIAS",
|
||||
+ "DMICDAT", "DMIC";
|
||||
+ mux-int-port = <2>;
|
||||
+ mux-ext-port = <3>;
|
||||
+ };
|
||||
+
|
||||
+ backlight {
|
||||
+ compatible = "pwm-backlight";
|
||||
+ pwms = <&pwm1 0 5000000>;
|
||||
+ brightness-levels = <0 4 8 16 32 64 128 255>;
|
||||
+ default-brightness-level = <7>;
|
||||
+ status = "okay";
|
||||
+ };
|
||||
+
|
||||
+ leds {
|
||||
+ compatible = "gpio-leds";
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_gpio_leds>;
|
||||
+
|
||||
+ red {
|
||||
+ gpios = <&gpio1 2 0>;
|
||||
+ default-state = "on";
|
||||
+ };
|
||||
+ };
|
||||
+
|
||||
+ sound-hdmi {
|
||||
+ compatible = "fsl,imx6q-audio-hdmi",
|
||||
+ "fsl,imx-audio-hdmi";
|
||||
+ model = "imx-audio-hdmi";
|
||||
+ hdmi-controller = <&hdmi_audio>;
|
||||
+ };
|
||||
+
|
||||
+ mxcfb1: fb@0 {
|
||||
+ compatible = "fsl,mxc_sdc_fb";
|
||||
+ disp_dev = "ldb";
|
||||
+ interface_pix_fmt = "RGB666";
|
||||
+ mode_str ="LDB-XGA";
|
||||
+ default_bpp = <16>;
|
||||
+ int_clk = <0>;
|
||||
+ late_init = <0>;
|
||||
+ status = "disabled";
|
||||
+ };
|
||||
+
|
||||
+ mxcfb2: fb@1 {
|
||||
+ compatible = "fsl,mxc_sdc_fb";
|
||||
+ disp_dev = "hdmi";
|
||||
+ interface_pix_fmt = "RGB24";
|
||||
+ mode_str ="1920x1080M@60";
|
||||
+ default_bpp = <24>;
|
||||
+ int_clk = <0>;
|
||||
+ late_init = <0>;
|
||||
+ status = "disabled";
|
||||
+ };
|
||||
+
|
||||
+ mxcfb3: fb@2 {
|
||||
+ compatible = "fsl,mxc_sdc_fb";
|
||||
+ disp_dev = "lcd";
|
||||
+ interface_pix_fmt = "RGB565";
|
||||
+ mode_str ="CLAA-WVGA";
|
||||
+ default_bpp = <16>;
|
||||
+ int_clk = <0>;
|
||||
+ late_init = <0>;
|
||||
+ status = "disabled";
|
||||
+ };
|
||||
+
|
||||
+ mxcfb4: fb@3 {
|
||||
+ compatible = "fsl,mxc_sdc_fb";
|
||||
+ disp_dev = "ldb";
|
||||
+ interface_pix_fmt = "RGB666";
|
||||
+ mode_str ="LDB-XGA";
|
||||
+ default_bpp = <16>;
|
||||
+ int_clk = <0>;
|
||||
+ late_init = <0>;
|
||||
+ status = "disabled";
|
||||
+ };
|
||||
+
|
||||
+ lcd@0 {
|
||||
+ compatible = "fsl,lcd";
|
||||
+ ipu_id = <0>;
|
||||
+ disp_id = <0>;
|
||||
+ default_ifmt = "RGB565";
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_ipu1>;
|
||||
+ status = "okay";
|
||||
+ };
|
||||
+
|
||||
+ backlight {
|
||||
+ compatible = "pwm-backlight";
|
||||
+ pwms = <&pwm1 0 5000000>;
|
||||
+ brightness-levels = <0 4 8 16 32 64 128 255>;
|
||||
+ default-brightness-level = <7>;
|
||||
+ };
|
||||
+
|
||||
+ v4l2_out {
|
||||
+ compatible = "fsl,mxc_v4l2_output";
|
||||
+ status = "okay";
|
||||
+ };
|
||||
+
|
||||
+ lvds_cabc_ctrl {
|
||||
+ lvds0-gpios = <&gpio6 15 0>;
|
||||
+ lvds1-gpios = <&gpio6 16 0>;
|
||||
+ };
|
||||
+
|
||||
+ mipi_dsi_reset: mipi-dsi-reset {
|
||||
+ compatible = "gpio-reset";
|
||||
+ reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
|
||||
+ reset-delay-us = <50>;
|
||||
+ #reset-cells = <0>;
|
||||
+ };
|
||||
+};
|
||||
+
|
||||
+&audmux {
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_audmux>;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&ecspi1 {
|
||||
+ fsl,spi-num-chipselects = <1>;
|
||||
+ cs-gpios = <&gpio4 9 0>;
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_ecspi1>;
|
||||
+ status = "okay";
|
||||
+
|
||||
+ flash: m25p80@0 {
|
||||
+ #address-cells = <1>;
|
||||
+ #size-cells = <1>;
|
||||
+ compatible = "st,m25p32";
|
||||
+ spi-max-frequency = <20000000>;
|
||||
+ reg = <0>;
|
||||
+ };
|
||||
+};
|
||||
+
|
||||
+&fec {
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_enet>;
|
||||
+ phy-mode = "rgmii";
|
||||
+ phy-reset-gpios = <&gpio1 25 0>;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&i2c1 {
|
||||
+ clock-frequency = <100000>;
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_i2c1>;
|
||||
+ status = "okay";
|
||||
+
|
||||
+ codec: wm8962@1a {
|
||||
+ compatible = "wlf,wm8962";
|
||||
+ reg = <0x1a>;
|
||||
+ clocks = <&clks 201>;
|
||||
+ DCVDD-supply = <®_audio>;
|
||||
+ DBVDD-supply = <®_audio>;
|
||||
+ AVDD-supply = <®_audio>;
|
||||
+ CPVDD-supply = <®_audio>;
|
||||
+ MICVDD-supply = <®_audio>;
|
||||
+ PLLVDD-supply = <®_audio>;
|
||||
+ SPKVDD1-supply = <®_audio>;
|
||||
+ SPKVDD2-supply = <®_audio>;
|
||||
+ gpio-cfg = <
|
||||
+ 0x0000 /* 0:Default */
|
||||
+ 0x0000 /* 1:Default */
|
||||
+ 0x0013 /* 2:FN_DMICCLK */
|
||||
+ 0x0000 /* 3:Default */
|
||||
+ 0x8014 /* 4:FN_DMICCDAT */
|
||||
+ 0x0000 /* 5:Default */
|
||||
+ >;
|
||||
+ };
|
||||
+};
|
||||
+
|
||||
+&i2c2 {
|
||||
+ clock-frequency = <100000>;
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_i2c2>;
|
||||
+ status = "okay";
|
||||
+
|
||||
+ hdmi: edid@50 {
|
||||
+ compatible = "fsl,imx6-hdmi-i2c";
|
||||
+ reg = <0x50>;
|
||||
+ };
|
||||
+
|
||||
+ pmic: pfuze100@08 {
|
||||
+ compatible = "fsl,pfuze100";
|
||||
+ reg = <0x08>;
|
||||
+
|
||||
+ regulators {
|
||||
+ sw1a_reg: sw1ab {
|
||||
+ regulator-min-microvolt = <300000>;
|
||||
+ regulator-max-microvolt = <1875000>;
|
||||
+ regulator-boot-on;
|
||||
+ regulator-always-on;
|
||||
+ regulator-ramp-delay = <6250>;
|
||||
+ };
|
||||
+
|
||||
+ sw1c_reg: sw1c {
|
||||
+ regulator-min-microvolt = <300000>;
|
||||
+ regulator-max-microvolt = <1875000>;
|
||||
+ regulator-boot-on;
|
||||
+ regulator-always-on;
|
||||
+ regulator-ramp-delay = <6250>;
|
||||
+ };
|
||||
+
|
||||
+ sw2_reg: sw2 {
|
||||
+ regulator-min-microvolt = <800000>;
|
||||
+ regulator-max-microvolt = <3300000>;
|
||||
+ regulator-boot-on;
|
||||
+ regulator-always-on;
|
||||
+ };
|
||||
+
|
||||
+ sw3a_reg: sw3a {
|
||||
+ regulator-min-microvolt = <400000>;
|
||||
+ regulator-max-microvolt = <1975000>;
|
||||
+ regulator-boot-on;
|
||||
+ regulator-always-on;
|
||||
+ };
|
||||
+
|
||||
+ sw3b_reg: sw3b {
|
||||
+ regulator-min-microvolt = <400000>;
|
||||
+ regulator-max-microvolt = <1975000>;
|
||||
+ regulator-boot-on;
|
||||
+ regulator-always-on;
|
||||
+ };
|
||||
+
|
||||
+ sw4_reg: sw4 {
|
||||
+ regulator-min-microvolt = <800000>;
|
||||
+ regulator-max-microvolt = <3300000>;
|
||||
+ };
|
||||
+
|
||||
+ swbst_reg: swbst {
|
||||
+ regulator-min-microvolt = <5000000>;
|
||||
+ regulator-max-microvolt = <5150000>;
|
||||
+ };
|
||||
+
|
||||
+ snvs_reg: vsnvs {
|
||||
+ regulator-min-microvolt = <1000000>;
|
||||
+ regulator-max-microvolt = <3000000>;
|
||||
+ regulator-boot-on;
|
||||
+ regulator-always-on;
|
||||
+ };
|
||||
+
|
||||
+ vref_reg: vrefddr {
|
||||
+ regulator-boot-on;
|
||||
+ regulator-always-on;
|
||||
+ };
|
||||
+
|
||||
+ vgen1_reg: vgen1 {
|
||||
+ regulator-min-microvolt = <800000>;
|
||||
+ regulator-max-microvolt = <1550000>;
|
||||
+ };
|
||||
+
|
||||
+ vgen2_reg: vgen2 {
|
||||
+ regulator-min-microvolt = <800000>;
|
||||
+ regulator-max-microvolt = <1550000>;
|
||||
+ };
|
||||
+
|
||||
+ vgen3_reg: vgen3 {
|
||||
+ regulator-min-microvolt = <1800000>;
|
||||
+ regulator-max-microvolt = <3300000>;
|
||||
+ };
|
||||
+
|
||||
+ vgen4_reg: vgen4 {
|
||||
+ regulator-min-microvolt = <1800000>;
|
||||
+ regulator-max-microvolt = <3300000>;
|
||||
+ regulator-always-on;
|
||||
+ };
|
||||
+
|
||||
+ vgen5_reg: vgen5 {
|
||||
+ regulator-min-microvolt = <1800000>;
|
||||
+ regulator-max-microvolt = <3300000>;
|
||||
+ regulator-always-on;
|
||||
+ };
|
||||
+
|
||||
+ vgen6_reg: vgen6 {
|
||||
+ regulator-min-microvolt = <1800000>;
|
||||
+ regulator-max-microvolt = <3300000>;
|
||||
+ regulator-always-on;
|
||||
+ };
|
||||
+ };
|
||||
+ };
|
||||
+};
|
||||
+
|
||||
+&i2c3 {
|
||||
+ clock-frequency = <100000>;
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_i2c3>;
|
||||
+ status = "okay";
|
||||
+
|
||||
+ egalax_ts@04 {
|
||||
+ compatible = "eeti,egalax_ts";
|
||||
+ reg = <0x04>;
|
||||
+ interrupt-parent = <&gpio6>;
|
||||
+ interrupts = <7 2>;
|
||||
+ wakeup-gpios = <&gpio6 7 0>;
|
||||
+ };
|
||||
+};
|
||||
+
|
||||
+&iomuxc {
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_hog>;
|
||||
+
|
||||
+ imx6qdl-sabresd {
|
||||
+ pinctrl_hog: hoggrp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x80000000
|
||||
+ MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x80000000
|
||||
+ MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x80000000
|
||||
+ MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x80000000
|
||||
+ MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x130b0
|
||||
+ MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x80000000
|
||||
+ MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x80000000
|
||||
+ MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x80000000
|
||||
+ MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 0x80000000
|
||||
+ MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x80000000
|
||||
+ MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x80000000
|
||||
+ MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 0x80000000
|
||||
+ MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 0x80000000
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_audmux: audmuxgrp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_CSI0_DAT7__AUD3_RXD 0x130b0
|
||||
+ MX6QDL_PAD_CSI0_DAT4__AUD3_TXC 0x130b0
|
||||
+ MX6QDL_PAD_CSI0_DAT5__AUD3_TXD 0x110b0
|
||||
+ MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_ecspi1: ecspi1grp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_KEY_COL1__ECSPI1_MISO 0x100b1
|
||||
+ MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI 0x100b1
|
||||
+ MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK 0x100b1
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_enet: enetgrp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0
|
||||
+ MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
|
||||
+ MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b0b0
|
||||
+ MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b0b0
|
||||
+ MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b0b0
|
||||
+ MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b0b0
|
||||
+ MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b0b0
|
||||
+ MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
|
||||
+ MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0
|
||||
+ MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b0b0
|
||||
+ MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b0b0
|
||||
+ MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b0b0
|
||||
+ MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b0b0
|
||||
+ MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b0b0
|
||||
+ MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
|
||||
+ MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x4001b0a8
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_gpio_keys: gpio_keysgrp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x80000000
|
||||
+ MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x80000000
|
||||
+ MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x80000000
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_hdmi_cec: hdmi_cecgrp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_hdmi_hdcp: hdmi_hdcpgrp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL 0x4001b8b1
|
||||
+ MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_i2c1: i2c1grp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
|
||||
+ MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_i2c2: i2c2grp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
|
||||
+ MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_i2c3: i2c3grp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
|
||||
+ MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_ipu1: ipu1grp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
|
||||
+ MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10
|
||||
+ MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10
|
||||
+ MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10
|
||||
+ MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04 0x80000000
|
||||
+ MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10
|
||||
+ MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_pcie: pciegrp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x80000000
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_pwm1: pwm1grp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_SD1_DAT3__PWM1_OUT 0x1b0b1
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_uart1: uart1grp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
|
||||
+ MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_usbotg: usbotggrp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x17059
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_usdhc2: usdhc2grp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_SD2_CMD__SD2_CMD 0x17059
|
||||
+ MX6QDL_PAD_SD2_CLK__SD2_CLK 0x10059
|
||||
+ MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
|
||||
+ MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
|
||||
+ MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
|
||||
+ MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
|
||||
+ MX6QDL_PAD_NANDF_D4__SD2_DATA4 0x17059
|
||||
+ MX6QDL_PAD_NANDF_D5__SD2_DATA5 0x17059
|
||||
+ MX6QDL_PAD_NANDF_D6__SD2_DATA6 0x17059
|
||||
+ MX6QDL_PAD_NANDF_D7__SD2_DATA7 0x17059
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_usdhc3: usdhc3grp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
|
||||
+ MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
|
||||
+ MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
|
||||
+ MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
|
||||
+ MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
|
||||
+ MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
|
||||
+ MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17059
|
||||
+ MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059
|
||||
+ MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059
|
||||
+ MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_usdhc4: usdhc4grp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_SD4_CMD__SD4_CMD 0x17059
|
||||
+ MX6QDL_PAD_SD4_CLK__SD4_CLK 0x10059
|
||||
+ MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
|
||||
+ MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
|
||||
+ MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
|
||||
+ MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
|
||||
+ MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
|
||||
+ MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
|
||||
+ MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059
|
||||
+ MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
|
||||
+ >;
|
||||
+ };
|
||||
+ };
|
||||
+
|
||||
+ gpio_leds {
|
||||
+ pinctrl_gpio_leds: gpioledsgrp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x80000000
|
||||
+ >;
|
||||
+ };
|
||||
+ };
|
||||
+};
|
||||
+
|
||||
+&ldb {
|
||||
+ status = "okay";
|
||||
+
|
||||
+ lvds-channel@1 {
|
||||
+ fsl,data-mapping = "spwg";
|
||||
+ fsl,data-width = <18>;
|
||||
+ status = "okay";
|
||||
+
|
||||
+ display-timings {
|
||||
+ native-mode = <&timing0>;
|
||||
+ timing0: hsd100pxn1 {
|
||||
+ clock-frequency = <65000000>;
|
||||
+ hactive = <1024>;
|
||||
+ vactive = <768>;
|
||||
+ hback-porch = <220>;
|
||||
+ hfront-porch = <40>;
|
||||
+ vback-porch = <21>;
|
||||
+ vfront-porch = <7>;
|
||||
+ hsync-len = <60>;
|
||||
+ vsync-len = <10>;
|
||||
+ };
|
||||
+ };
|
||||
+ };
|
||||
+};
|
||||
+
|
||||
+&pcie {
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_pcie>;
|
||||
+ reset-gpio = <&gpio7 12 0>;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&pcie {
|
||||
+ power-on-gpio = <&gpio3 19 0>;
|
||||
+ reset-gpio = <&gpio7 12 0>;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+
|
||||
+&pwm1 {
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_pwm1>;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&ldb {
|
||||
+ ipu_id = <1>;
|
||||
+ disp_id = <1>;
|
||||
+ ext_ref = <1>;
|
||||
+ mode = "sep1";
|
||||
+ sec_ipu_id = <1>;
|
||||
+ sec_disp_id = <0>;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&ssi2 {
|
||||
+ fsl,mode = "i2s-slave";
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&uart1 {
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_uart1>;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&mipi_dsi {
|
||||
+ dev_id = <0>;
|
||||
+ disp_id = <0>;
|
||||
+ lcd_panel = "TRULY-WVGA";
|
||||
+ disp-power-on-supply = <®_mipi_dsi_pwr_on>;
|
||||
+ resets = <&mipi_dsi_reset>;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&usbh1 {
|
||||
+ vbus-supply = <®_usb_h1_vbus>;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&usbotg {
|
||||
+ vbus-supply = <®_usb_otg_vbus>;
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_usbotg>;
|
||||
+ disable-over-current;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&usdhc2 {
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_usdhc2>;
|
||||
+ bus-width = <8>;
|
||||
+ cd-gpios = <&gpio2 2 0>;
|
||||
+ wp-gpios = <&gpio2 3 0>;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&usdhc3 {
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_usdhc3>;
|
||||
+ bus-width = <8>;
|
||||
+ cd-gpios = <&gpio2 0 0>;
|
||||
+ wp-gpios = <&gpio2 1 0>;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&usdhc4 {
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_usdhc4>;
|
||||
+ bus-width = <8>;
|
||||
+ non-removable;
|
||||
+ no-1-8-v;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&hdmi_core {
|
||||
+ ipu_id = <0>;
|
||||
+ disp_id = <0>;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&hdmi_video {
|
||||
+ fsl,phy_reg_vlev = <0x0294>;
|
||||
+ fsl,phy_reg_cksymtx = <0x800d>;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&hdmi_audio {
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&hdmi_cec {
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_hdmi_cec>;
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
+&gpc {
|
||||
+ fsl,cpu_pupscr_sw2iso = <0xf>;
|
||||
+ fsl,cpu_pupscr_sw = <0xf>;
|
||||
+ fsl,cpu_pdnscr_iso2sw = <0x1>;
|
||||
+ fsl,cpu_pdnscr_iso = <0x1>;
|
||||
+};
|
||||
--
|
||||
1.8.1.2
|
||||
|
@ -1,88 +0,0 @@
|
||||
--- a/arch/arm/boot/dts/imx6qdl-sabresd.dtsi 2014-08-26 14:31:43.000000000 +0200
|
||||
+++ b/arch/arm/boot/dts/imx6qdl-sabresd.dtsi 2014-08-27 22:14:04.000000000 +0200
|
||||
@@ -21,6 +21,14 @@
|
||||
mxcfb3 = &mxcfb4;
|
||||
};
|
||||
|
||||
+ ir_recv: ir-receiver {
|
||||
+ compatible = "gpio-ir-receiver";
|
||||
+ gpios = <&gpio3 18 1>;
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_sabresd_ir>;
|
||||
+ linux,rc-map-name = "rc-rc6-mce";
|
||||
+ };
|
||||
+
|
||||
chosen {
|
||||
stdout-path = &uart1;
|
||||
};
|
||||
@@ -132,9 +140,22 @@
|
||||
red {
|
||||
gpios = <&gpio1 2 0>;
|
||||
default-state = "on";
|
||||
+ linux,default-trigger = "heartbeat";
|
||||
+ };
|
||||
+
|
||||
+ fan {
|
||||
+ gpios = <&gpio3 28 0>;
|
||||
+ default-state = "off";
|
||||
};
|
||||
};
|
||||
|
||||
+ sound-spdif {
|
||||
+ compatible = "fsl,imx-audio-spdif";
|
||||
+ model = "imx-spdif";
|
||||
+ spdif-controller = <&spdif>;
|
||||
+ spdif-out;
|
||||
+ };
|
||||
+
|
||||
sound-hdmi {
|
||||
compatible = "fsl,imx6q-audio-hdmi",
|
||||
"fsl,imx-audio-hdmi";
|
||||
@@ -475,6 +496,16 @@
|
||||
>;
|
||||
};
|
||||
|
||||
+ pinctrl_sabresd_ir: sabresd-ir {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_EIM_D18__GPIO3_IO18 0x80000000
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_sabresd_spdif: sabresd-spdif {
|
||||
+ fsl,pins = <MX6QDL_PAD_GPIO_19__SPDIF_OUT 0x13091>;
|
||||
+ };
|
||||
+
|
||||
pinctrl_hdmi_cec: hdmi_cecgrp {
|
||||
fsl,pins = <
|
||||
MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
|
||||
@@ -618,6 +649,7 @@
|
||||
pinctrl_gpio_leds: gpioledsgrp {
|
||||
fsl,pins = <
|
||||
MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x80000000
|
||||
+ MX6QDL_PAD_EIM_D28__GPIO3_IO28 0x80000000
|
||||
>;
|
||||
};
|
||||
};
|
||||
@@ -698,6 +730,22 @@
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
+&spdif {
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_sabresd_spdif>;
|
||||
+ clocks = <&clks 197>, <&clks 0>,
|
||||
+ <&clks 197>, <&clks 0>,
|
||||
+ <&clks 0>, <&clks 0>,
|
||||
+ <&clks 0>, <&clks 0>,
|
||||
+ <&clks 0>;
|
||||
+ clock-names = "core", "rxtx0",
|
||||
+ "rxtx1", "rxtx2",
|
||||
+ "rxtx3", "rxtx4",
|
||||
+ "rxtx5", "rxtx6",
|
||||
+ "rxtx7";
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
&usbh1 {
|
||||
vbus-supply = <®_usb_h1_vbus>;
|
||||
status = "okay";
|
@ -0,0 +1,206 @@
|
||||
From a2e2a3127261078129a5fc6f29222c7edbc3acea Mon Sep 17 00:00:00 2001
|
||||
From: vpeter4 <peter.vicman@gmail.com>
|
||||
Date: Sun, 5 Oct 2014 14:25:57 +0200
|
||||
Subject: [PATCH] tbs2910_device_tree_updates
|
||||
|
||||
gpio ir receiver, red led as heartbeat, fan (as led output), spdif sound
|
||||
|
||||
sgtl5000 audio codec by @milan on TBS forum
|
||||
http://www.tbsdtv.com/forum/viewtopic.php?f=154&t=8859&p=32020#p32018
|
||||
|
||||
---
|
||||
arch/arm/boot/dts/imx6qdl.dtsi | 2 +-
|
||||
arch/arm/boot/dts/imx6q-tbs2910.dts | 4 ++
|
||||
arch/arm/boot/dts/imx6qdl-tbs2910.dtsi | 106 ++++++++++++++++++++++-----------
|
||||
3 files changed, 76 insertions(+), 36 deletions(-)
|
||||
|
||||
diff --git a/arch/arm/boot/dts/imx6qdl-tbs2910.dtsi b/arch/arm/boot/dts/imx6qdl-tbs2910.dtsi
|
||||
index f351c21..53803c9 100644
|
||||
--- a/arch/arm/boot/dts/imx6qdl-tbs2910.dtsi
|
||||
+++ b/arch/arm/boot/dts/imx6qdl-tbs2910.dtsi
|
||||
@@ -21,6 +21,14 @@
|
||||
mxcfb3 = &mxcfb4;
|
||||
};
|
||||
|
||||
+ ir_recv: ir-receiver {
|
||||
+ compatible = "gpio-ir-receiver";
|
||||
+ gpios = <&gpio3 18 1>;
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_sabresd_ir>;
|
||||
+ linux,rc-map-name = "rc-rc6-mce";
|
||||
+ };
|
||||
+
|
||||
chosen {
|
||||
stdout-path = &uart1;
|
||||
};
|
||||
@@ -57,9 +65,10 @@
|
||||
reg_audio: regulator@2 {
|
||||
compatible = "regulator-fixed";
|
||||
reg = <2>;
|
||||
- regulator-name = "wm8962-supply";
|
||||
- gpio = <&gpio4 10 0>;
|
||||
- enable-active-high;
|
||||
+ regulator-name = "sgtl5000-supply";
|
||||
+ regulator-min-microvolt = <3300000>;
|
||||
+ regulator-max-microvolt = <3300000>;
|
||||
+ regulator-always-on;
|
||||
};
|
||||
|
||||
reg_mipi_dsi_pwr_on: mipi_dsi_pwr_on {
|
||||
@@ -98,20 +107,14 @@
|
||||
};
|
||||
|
||||
sound {
|
||||
- compatible = "fsl,imx6q-sabresd-wm8962",
|
||||
- "fsl,imx-audio-wm8962";
|
||||
- model = "wm8962-audio";
|
||||
+ compatible = "fsl,imx-audio-sgtl5000";
|
||||
+ model = "imx-sgtl5000";
|
||||
ssi-controller = <&ssi2>;
|
||||
audio-codec = <&codec>;
|
||||
audio-routing =
|
||||
- "Headphone Jack", "HPOUTL",
|
||||
- "Headphone Jack", "HPOUTR",
|
||||
- "Ext Spk", "SPKOUTL",
|
||||
- "Ext Spk", "SPKOUTR",
|
||||
- "MICBIAS", "AMIC",
|
||||
- "IN3R", "MICBIAS",
|
||||
- "DMIC", "MICBIAS",
|
||||
- "DMICDAT", "DMIC";
|
||||
+ "MIC_IN", "Mic Jack",
|
||||
+ "Mic Jack", "Mic Bias",
|
||||
+ "Headphone Jack", "HP_OUT";
|
||||
mux-int-port = <2>;
|
||||
mux-ext-port = <3>;
|
||||
};
|
||||
@@ -132,9 +135,22 @@
|
||||
red {
|
||||
gpios = <&gpio1 2 0>;
|
||||
default-state = "on";
|
||||
+ linux,default-trigger = "heartbeat";
|
||||
+ };
|
||||
+
|
||||
+ fan {
|
||||
+ gpios = <&gpio3 28 0>;
|
||||
+ default-state = "off";
|
||||
};
|
||||
};
|
||||
|
||||
+ sound-spdif {
|
||||
+ compatible = "fsl,imx-audio-spdif";
|
||||
+ model = "imx-spdif";
|
||||
+ spdif-controller = <&spdif>;
|
||||
+ spdif-out;
|
||||
+ };
|
||||
+
|
||||
sound-hdmi {
|
||||
compatible = "fsl,imx6q-audio-hdmi",
|
||||
"fsl,imx-audio-hdmi";
|
||||
@@ -257,27 +273,15 @@
|
||||
pinctrl-0 = <&pinctrl_i2c1>;
|
||||
status = "okay";
|
||||
|
||||
- codec: wm8962@1a {
|
||||
- compatible = "wlf,wm8962";
|
||||
- reg = <0x1a>;
|
||||
+ codec: sgtl5000@0a {
|
||||
clocks = <&clks 201>;
|
||||
- DCVDD-supply = <®_audio>;
|
||||
- DBVDD-supply = <®_audio>;
|
||||
- AVDD-supply = <®_audio>;
|
||||
- CPVDD-supply = <®_audio>;
|
||||
- MICVDD-supply = <®_audio>;
|
||||
- PLLVDD-supply = <®_audio>;
|
||||
- SPKVDD1-supply = <®_audio>;
|
||||
- SPKVDD2-supply = <®_audio>;
|
||||
- gpio-cfg = <
|
||||
- 0x0000 /* 0:Default */
|
||||
- 0x0000 /* 1:Default */
|
||||
- 0x0013 /* 2:FN_DMICCLK */
|
||||
- 0x0000 /* 3:Default */
|
||||
- 0x8014 /* 4:FN_DMICCDAT */
|
||||
- 0x0000 /* 5:Default */
|
||||
- >;
|
||||
- };
|
||||
+ compatible = "fsl,sgtl5000";
|
||||
+ reg = <0x0a>;
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_sgtl5000>;
|
||||
+ VDDA-supply = <®_audio>;
|
||||
+ VDDIO-supply = <®_audio>;
|
||||
+ };
|
||||
};
|
||||
|
||||
&i2c2 {
|
||||
@@ -417,7 +421,6 @@
|
||||
MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x80000000
|
||||
MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x80000000
|
||||
MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x80000000
|
||||
- MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x130b0
|
||||
MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x80000000
|
||||
MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x80000000
|
||||
MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x80000000
|
||||
@@ -429,6 +432,12 @@
|
||||
>;
|
||||
};
|
||||
|
||||
+ pinctrl_sgtl5000: sgtl5000grp {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x130b0
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
pinctrl_audmux: audmuxgrp {
|
||||
fsl,pins = <
|
||||
MX6QDL_PAD_CSI0_DAT7__AUD3_RXD 0x130b0
|
||||
@@ -475,6 +484,16 @@
|
||||
>;
|
||||
};
|
||||
|
||||
+ pinctrl_sabresd_ir: sabresd-ir {
|
||||
+ fsl,pins = <
|
||||
+ MX6QDL_PAD_EIM_D18__GPIO3_IO18 0x80000000
|
||||
+ >;
|
||||
+ };
|
||||
+
|
||||
+ pinctrl_sabresd_spdif: sabresd-spdif {
|
||||
+ fsl,pins = <MX6QDL_PAD_GPIO_19__SPDIF_OUT 0x13091>;
|
||||
+ };
|
||||
+
|
||||
pinctrl_hdmi_cec: hdmi_cecgrp {
|
||||
fsl,pins = <
|
||||
MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
|
||||
@@ -618,6 +637,7 @@
|
||||
pinctrl_gpio_leds: gpioledsgrp {
|
||||
fsl,pins = <
|
||||
MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x80000000
|
||||
+ MX6QDL_PAD_EIM_D28__GPIO3_IO28 0x80000000
|
||||
>;
|
||||
};
|
||||
};
|
||||
@@ -698,6 +718,22 @@
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
+&spdif {
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&pinctrl_sabresd_spdif>;
|
||||
+ clocks = <&clks 197>, <&clks 0>,
|
||||
+ <&clks 197>, <&clks 0>,
|
||||
+ <&clks 0>, <&clks 0>,
|
||||
+ <&clks 0>, <&clks 0>,
|
||||
+ <&clks 0>;
|
||||
+ clock-names = "core", "rxtx0",
|
||||
+ "rxtx1", "rxtx2",
|
||||
+ "rxtx3", "rxtx4",
|
||||
+ "rxtx5", "rxtx6",
|
||||
+ "rxtx7";
|
||||
+ status = "okay";
|
||||
+};
|
||||
+
|
||||
&usbh1 {
|
||||
vbus-supply = <®_usb_h1_vbus>;
|
||||
status = "okay";
|
||||
--
|
||||
1.8.1.2
|
||||
|
Loading…
x
Reference in New Issue
Block a user