jeans/motioneyeos
jeans/motioneyeos
1
0
Fork 0
mirror of https://github.com/motioneye-project/motioneyeos.git synced 2025-07-29 14:16:31 +00:00
Code Issues Packages Projects Releases Wiki Activity

arch/Config.in.mips: add support for XBurst cores

Browse Source 
The Ingenic XBurst is a MIPS32R2 microprocessor.

It has a bug in the FPU that can generate incorrect results in certain
cases. The problem shows up when you have several fused madd
instructions in sequence with dependant operands.

Using the -mno-fused-madd option prevents gcc from emitting these
instructions. This patch adds changes to the toolchain wrapper to use
that option.

Signed-off-by: Vicente Olivert Riera <Vincent.Riera@imgtec.com>
Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
This commit is contained in:
Vicente Olivert Riera 2016-11-09 16:16:57 +00:00 committed by Thomas Petazzoni
parent d13b1ce707
commit 240564a693
3 changed files with 22 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
arch/Config.in.mips
View File

@ -63,6 +63,19 @@ config BR2_mips_p5600
bool "P5600" bool "P5600"
depends on !BR2_ARCH_IS_64 depends on !BR2_ARCH_IS_64
select BR2_MIPS_CPU_MIPS32R5 select BR2_MIPS_CPU_MIPS32R5
config BR2_mips_xburst
bool "XBurst"
depends on !BR2_ARCH_IS_64
select BR2_MIPS_CPU_MIPS32R2
help
The Ingenic XBurst is a MIPS32R2 microprocessor. It has a
bug in the FPU that can generate incorrect results in
certain cases. The problem shows up when you have several
fused madd instructions in sequence with dependant
operands. This requires the -mno-fused-madd compiler option
to be used in order to prevent emitting these instructions.
See http://www.ingenic.com/en/?xburst.html
config BR2_mips_64 config BR2_mips_64
bool "Generic MIPS64" bool "Generic MIPS64"
depends on BR2_ARCH_IS_64 depends on BR2_ARCH_IS_64
@ -137,6 +150,7 @@ config BR2_GCC_TARGET_ARCH
default "m5101" if BR2_mips_m5101 default "m5101" if BR2_mips_m5101
default "m6201" if BR2_mips_m6201 default "m6201" if BR2_mips_m6201
default "p5600" if BR2_mips_p5600 default "p5600" if BR2_mips_p5600
default "mips32r2" if BR2_mips_xburst
default "mips64" if BR2_mips_64 default "mips64" if BR2_mips_64
default "mips64r2" if BR2_mips_64r2 default "mips64r2" if BR2_mips_64r2
default "mips64r5" if BR2_mips_64r5 default "mips64r5" if BR2_mips_64r5

3
toolchain/toolchain-wrapper.c
View File

@ -66,6 +66,9 @@ static char *predef_args[] = {
#ifdef BR_OMIT_LOCK_PREFIX #ifdef BR_OMIT_LOCK_PREFIX
"-Wa,-momit-lock-prefix=yes", "-Wa,-momit-lock-prefix=yes",
#endif #endif
#ifdef BR_NO_FUSED_MADD
"-mno-fused-madd",
#endif
#ifdef BR_BINFMT_FLAT #ifdef BR_BINFMT_FLAT
"-Wl,-elf2flt", "-Wl,-elf2flt",
#endif #endif

5
toolchain/toolchain-wrapper.mk
View File

@ -26,6 +26,11 @@ ifeq ($(BR2_x86_x1000),y)
TOOLCHAIN_WRAPPER_ARGS += -DBR_OMIT_LOCK_PREFIX TOOLCHAIN_WRAPPER_ARGS += -DBR_OMIT_LOCK_PREFIX
endif endif
# Avoid FPU bug on XBurst CPUs
ifeq ($(BR2_mips_xburst),y)
TOOLCHAIN_WRAPPER_ARGS += -DBR_NO_FUSED_MADD
endif
ifeq ($(BR2_CCACHE_USE_BASEDIR),y) ifeq ($(BR2_CCACHE_USE_BASEDIR),y)
TOOLCHAIN_WRAPPER_ARGS += -DBR_CCACHE_BASEDIR='"$(BASE_DIR)"' TOOLCHAIN_WRAPPER_ARGS += -DBR_CCACHE_BASEDIR='"$(BASE_DIR)"'
endif endif